	L #	Hits	Search Text	DBs	Time Stamp
1	L1	ı×	(tft or thin adj film adj transistor) and glass adj substrate	US- PGPUB; USPAT; USOCR; EPO; JPO; DERWENT;	
2	L2	222	dry adj etch and 1	IH. D() •	·
3	L3	95 .	polysilicon and 2	1L' D() •	
4	L4	1/3	3 and ((@ad<"20020912") or (@rlad<"20020912"))	IL' D' 1 •	

	L #	Hits	Search Text	DBs	Time Stamp
5	L5	6978 4	(dry adj etch) or isotropic	IP. D() •	
6	L6	1637	undercut near4 metal	IH D() *	2005/05/27 09:14
7	L7	2	5 with 6 with implant\$6	1H' D() •	2005/05/27 09:14
8	L8	57	implant\$6 with ions with (ldd or "lightly doped drain") with metal with mask	IH: D() •	2005/05/27 09:15

	L #	Hits	Search Text	DBs	Time Stamp
9	L9	121 /	8 and ((@ad<"20020912") or (@rlad<"20020912"))	US- PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	2005/05/27 09:15
10	L10	1	("6329672").PN.		2005/05/27 09:30
11	L11	0	("6677189").URPN.	USPAT	2005/05/27 09:30
12	L12	2	, ,	US- PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	
13	L13	335		US- PGPUB; USPAT; USOCR; EPO; JPO; DERWENT;	

	L #	Hits	Search Text	DBs	Time Stamp
14	L14	700	(438/164).CCLS.	1H D() •	
15	L15	1168	(438/151).CCLS.		
16	L16	1988	13 or 14 or 15		
17	L17	4	16 and 9	F. DU.	2005/05/27 09:42

US-PAT-NO: 6677189

DOCUMENT-IDENTIFIER: US 6677189 B2

TITLE: Method for forming polysilicon thin film

transistor with

a self-aligned LDD structure

----- KWIC -----

Application Filing Date - AD (1): 20011130

Brief Summary Text - BSTX (11):

The method of forming the polysilicon thin film transistor with the

self-aligned $\underline{\textbf{LDD}}$ structure comprises steps of: (a) providing a transparent

insulating substrate with a polysilicon layer formed on the substrate and a

gate insulating layer formed on the polysilicon layer; (b) forming a first

<u>metal</u> layer, a second <u>metal</u> layer, and a patterned photoresist layer, successively, on the entire surface of the substrate; (c) dry etching to remove

the second $\underline{\mathtt{metal}}$ layer and the first $\underline{\mathtt{metal}}$ layer not covered by the patterned

photoresist layer; (d) performing a first $\underline{\text{ion implantation}}$ process with the

patterned photoresist layer as a $\underline{\text{mask}}$ to form a heavily doped region on the

peripheral region of the polysilicon layer; (e) wet etching to remove a part of

the peripheral region of the second $\underline{\text{metal}}$ layer so as to expose a part of the

peripheral region of the first $\underline{\text{metal}}$ layer; (f) removing the patterned

photoresist layer; (g) dry etching to remove the exposed region of the first

 $\underline{\text{metal}}$ layer so as to level off the sidewalls of the second $\underline{\text{metal}}$ layer and the

first <u>metal</u> layer.; and (h) performing a second <u>ion implantation</u> process with

the first $\underline{\text{metal}}$ layer and the second $\underline{\text{metal}}$ layer as a $\underline{\text{mask}}$ to form a lightly

doped region on the undoped region of the polysilicon layer.